By completing this course, students will be able to (1) design cryptographic hardware modules (AES, ECC) using HDLs, (2) implement and optimize designs on FPGAs, (3) analyze speed/area/power tradeoffs, and (4) evaluate side-channel vulnerabilities (timing/power) and countermeasures in hardware implementations.