Provide the students with an understanding of the analysis and synthesis of asynchronous sequential digital systems.

Provide the students the top-down digital system design procedure using algorithmic state machine approach and in dept understanding of basic computer architecture in register and instruction execution phases levels.